Serial No. 09/694051 March 19, 2008 G. STANLEY

## 1. An SRAM memory cell comprising:

[a] first and second transfer gate transistors, the first transfer gate transistor having a first source/drain connected to a bit line and the second transfer gate transistor having a first source/drain connected to a complement bit line and each transfer gate translator having a gate connected to a word line; [and]

first and second pull-down transistors configured as a storage latch, the first pull-down translator having a first source/drain connected to a second source/ drain of said

first transfer gate transistor and the second pull-down transistor having a first source/drain connected to a second source/drain of said second transfer gate transistor, both first and second pull-down transistors having a second source/drain connected to a power supply voltage node; and

wherein the first and second transfer gate translators each have a first width and include a gate oxide layer having a first thickness, the first and second pull-down translators each have a second width and include a gate oxide layer having a second thickness, and a product of the [first] second width and the first thickness is greater than or equal to a product of the [second] first width and the second thickness.

- 2. The SRAM memory cell of claim 1, wherein the first thickness is thicker than the second thickness.
- 3. The SRAM memory cell of claim 2, wherein the first thickness is greater than two times the second thickness.

page 2 of

Serial No. 09/694,051 March 19, 2008

4. The SRAM memory cell of claim 1, wherein the first and second thicknesses are determined as follows:

$$\begin{split} & [\text{RATIO} \leq \frac{Tox_{ig}}{Tox_{pd}} \ \frac{W_{pd} / L_{pd}}{W_{ig} / L_{ig}} \ \frac{Vcc - Vt_{ig}}{Vcc - Vt_{pd}}] \\ & \text{RATIO} \leq \frac{Tox_{ig}}{Tox_{pd}} \ x \ \frac{W_{pd} / L_{pd}}{W_{ig} / L_{ig}} \ x \ \frac{Vcc - Vt_{pd}}{Vcc - Vt_{ig}} \end{split}$$

where RATIO is the desired ratio of the transfer gate transistors and the pull down transistors. Tox $_{lg}$  is the gate oxide thickness of the transfer gate transistor. Tox $_{pd}$  is the gate oxide thickness of the pull-down transistor,  $W_{pd}$  is width of the pull-down transistor,  $L_{pd}$  is the length of the pull-down transistor,  $W_{lg}$  is the width of the transfer gate transistor,  $L_{tg}$  is the length of the transfer gate transistor,  $V_{tg}$  is the threshold voltage of the transfer gate transistor, and  $V_{tg}$  is the threshold voltage of the pull-down transistor.

- 5. The SRAM memory cell of claim 4, wherein RATIO is equal to 2.6.
  - A semiconductor circuit comprising:
  - a first transistor having a first width an a first gate including a gate oxide layer having a first thickness; and
  - a second transistor having a second width and a second gate including a gate oxide layer having a second thickness, wherein a product of the (second)

<u>first</u> width and the second thickness is greater than a product of the [first] <u>second</u> width and the first thickness. Serial No. 09/694,05 much 19, 2008

- ₹ 7. The semiconductor circuit of claim 6, wherein the first transistor is a pull-down transistor in an SRAM memory cell.
- The semiconductor circuit of claim 7, wherein the semiconductor circuit of claim 7, wherein the semicond transistor is a transfer gate transistor in the SRAM memory cell.
- 9. The semiconductor circuit of claim 8, wherein the gate oxide thickness of the pull-down transistor and a transfer gate transistor in the SRAM memory cell are selected using the following:

$$[RATIO \leq \frac{Tox_{ig}}{Tox_{pd}} \frac{W_{pd}/L_{pd}}{W_{ig}/L_{ig}} \frac{Vcc-Vt_{ig}}{Vcc-Vt_{pd}}]$$

$$RATIO \leq \frac{Tox_{ig}}{Tox_{pd}} \times \frac{W_{pd}/L_{pd}}{W_{ig}/L_{ig}} \times \frac{Vcc-Vt_{pd}}{Vcc-Vt_{ig}}$$

where RATIO is the desired ratio of the transfer gate transistors and the pull down transistors and the pull-down transistors. Tox $_{tg}$  is the gate oxide thickness of the transfer gate transistor, Tox $_{pd}$  is the gate oxide thickness of the pull-down transistor,  $W_{pd}$  is width of the pull-down transistor,  $U_{pd}$  is the length of the pull-down transistor,  $U_{tg}$  is the width of the transfer gate transistor,  $U_{tg}$  is the length of the transfer gate transistor,  $V_{tg}$  is the threshold voltage of the transfer gate transistor, and  $V_{tpd}$  is the threshold voltage of the pull-down transistor.

- 10. The semiconductor circuit of claim 9, wherein RATIO is at least 2.6.
- 11. The semiconductor circuit of claim 10, wherein the pull-down transistor is an n-channel field effect devices.
- 12. The semiconductor circuit of claim 10, wherein the transfer gate transistor is an n-channel field effect device.
  - 13. A semiconductor circuit, comprising:
  - a first transistor including a first gate having a first width and including a first gate insulator having a first thickness; and
  - a second transistor including a second gate having a second width and including a second gate insulator having a second thickness, a product of the first width and the second thickness being greater than or equal to a product of the second width and the first thickness.

Serial No. 09/694051 much 19, 2008 page 5 of 6

- 14. The semiconductor circuit of claim 13 wherein the first translator comprises a pull-down translator.
- 15. The semiconductor circuit of claim 13 wherein the second transistor comprises a transfer gate transistor.
- The semiconductor circuit of claim 13 wherein the product of the first width and the second thickness is greater than the product of the second width and the first thickness.
- 17. A semiconductor circuit, comprising:
- a first transistor including a first channel region having a first width and including a first date insulator having a first thickness; and
- a second transistor including a second channel region having a second width and including a second gate insulator having a second thickness, a product of the first width and the second thickness being greater than or equal to a product of the second width and the first thickness.
- 18. The semiconductor circuit of claim 17 wherein the first transistor comprises a pull-down transistor.
- 19. The semiconductor circuit of claim 17 wherein the second transistor comprises a transfer gate transistor.
  - 20. The semiconductor circuit of claim 17 wherein the product of the first width and the second thickness is greater than the product of the second width and the first thickness.
  - 21. A memory cell, comprising:
  - a pull-down transistor including a first gate having a first width and including a first gate insulator having a first thickness; and

page 6 of 6

a transfer gate transistor coupled to the pull-down translator and including a second gate having a second width and including a second gate insulator having a second thickness, a product of the first width and the second thickness being greater than or equal to a product of the second width and the first thickness.

## 22. A memory cell, comprising:

including a first gate insulator having a first thickness; and

a transfer gate transistor including a second channel region having a second width and including a second gate insulator having a second thickness, a product of the first width and the second thickness being greater than or equal to a product of the second width and the first thickness.